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Abstract²The operation principle of a low power E-mode p-
channel GaN MOSHFET is explained via TCAD simulations. The 
challenges of achieving negative threshold voltage with the scaling 
of gate length are addressed by adjusting the mole fraction of an 
AlGaN cap layer beneath the gate. An inverter consisting of the 
proposed p-channel GaN MOSHFET with a gate length of ૙Ǥ ૛૞ࣆ࢓ shows promise of a CMOS compatible Power 
Management IC in the MHz range. 
Index Terms²2DHG, Enhancement mode, Gallium Nitride, p-
channel MOSHFET, superjunction, inverter, switching speed. 
I. INTRODUCTION 
MONG the various techniques for overcoming the trade-off 
between the on-resistance and breakdown voltage in a 
high power device in GaN, polarization superjunction (PSJ) 
technology [1], [2] is an attractive solution which can be 
considered as the equivalent of CoolMOS in silicon [3]. The 
presence of a polarization induced 2DHG above the 2DEG 
across the barrier layer forms a superjunction which helps 
prevent current collapse by suppressing the non-linear 
distribution of the electric field around the drain-side gate edge, 
[1], [2] thus improving the reliability. 
The next challenge for GaN power devices is integration of 
the gate driver and power device, to reduce the parasitic loop 
inductance and facilitate high frequency switching in converters 
[4], [5]. Additionally, complementary logic with normally-off 
(E-mode) operation is preferred to reduce static power 
consumption, simplify circuitry and for fail-safe operation [6]. 
Therefore, a p-channel E-mode GaN MOSHFET is desirable. 
The inherent use of the 2DHG in a PSJ heterostructure 
(GaN/AlGaN/GaN or GaN/AlInGaN/GaN) makes it a suitable 
platform for such integration. The operation of both p-channel 
and n-channel devices has been demonstrated on this platform 
[4], [7]. Achieving E-mode operation in GaN is challenging 
because the polarization induced 2DEG or 2DHG first needs to 
be depleted at zero gate voltage. In n-channel GaN HFETs or 
MOSHFETs, various techniques to implement E-mode 
behaviour are recessed gate [8]±[10], or ion implantation [11]±
[13]: both methods can be employed on a PSJ platform. On the 
other hand, less attention has been paid to p-channel devices 
due to the low mobility of holes in GaN ( ? ? ?ܿ݉ଶȀܿ݉ at room 
temperature [14]), which leads to poor on-current and switching 
speed. E-mode operation of p-channel HFETs has been 
attempted via recessed gate  [5], [15], [16], an Al2O3 separated 
gate on a GaN/AlN heterostructure [17], or reducing the 
polarization charge in GaN/AlInGaN/GaN heterostructures by 
adjusting the Al or In mole fraction [18]. However, except for 
the recessed gate approach, the others have similar challenges 
associated with optimisation of the substrate layers for all other 
devices on the platform. These choices can lead to deterioration 
of the performance and reliability of the power devices by 
reduction in density of the 2DEG/2DHG respectively. 
Moreover, even with a recessed gate, we have earlier 
demonstrated a trade-off between the threshold voltage ௧ܸ௛ and 
the on-current ܫைே in the conventional p-channel MOSHFET 
that can be addressed by a thin AlGaN cap layer beneath the 
gate, to achieve better control [19]. In this work, the dependence 
of the electrical characteristics of a p-channel GaN MOSHFET 
on gate length is investigated on a platform that is fully 
compatible with a power device in PSJ technology. The 
substrate parameters are closely aligned to those reported in [5], 
[15]. Subsequently the switching speed of the inverter is 
evaluated. 
 
Fig. 1. Schematic of a common GaN/AlGaN/GaN platform consisting of low 
power CMOS and High Power PSJ MOSHFET. The 2DEG is connected to the 
ground. A combination of the 2DHG, AlGaN barrier, and 2DEG forms a diode 
that remains reverse biased. 
II. METHODOLOGY AND SETTINGS 
Fig. 1 highlights a schematic of an integration platform 
consisting of a low power CMOS device and a high power PSJ 
MOSHFET. In comparison to the work in [19], we consider a 
p-GaN/GaN/AlGaN/GaN heterostructure with layer 
specifications consisting of, from top to bottom,  ? ?݊݉ Mg-
doped p-GaN, 20 nm undoped GaN,  ? ? ?െ  ? ?݊݉AlGaN 
barrier with Al mole fraction of ? ? ?, and a  ?Ǥ ?ߤ݉ GaN buffer 
on a substrate [20]. In comparison to the structure in [21], the 
2DEG is connected to the ground. All simulations are 
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performed in Silvaco TCAD [22] using our model for the hole 
transport in p-channel GaN devices, calibrated against the 
experimental results of [15].  Accordingly, the maximum hole 
mobility is limited to  ? ?ܿ݉ଶ ܸݏ ?  [14] in a field dependent 
mobility model [23]. Additionally, a contact resistance ߩ௖ of  ? ?ିସȳܿ݉ଶ is used for source and drain contacts to p-GaN, 
which is an average contact resistance reported for p-GaN [24]. 
Charge and trap densities of  ?Ǥ ? ൈ ? ?ଵଶܿ݉ିଶ and  ?Ǥ ? ൈ ? ?ଵଶܿ݉ିଶ at oxide/GaN interface are found sufficient to match 
the experimental ܫ஽ௌ െ ܸீ ௌ characteristics reported in [15]. 
III. RESULTS AND DISCUSSIONS 
E-mode operation in a conventional heterostructure without 
an AlGaN cap, may be examined by comparing the band 
diagrams at two different thicknesses of the oxide and channel 
layers (ݐ௢௫Ƭݐ௖௛) in Fig. 2 (a). Thinner oxide and GaN channel 
are required so that, sharp band bending in these layers can 
prevent the valence band at the GaN/AlGaN heterointerface 
from crossing the Fermi level, thus giving E-mode behaviour.  
 
Fig. 2. (a) Comparison of the band diagram at two thicknesses of oxide and 
channel in a structure without an AlGaN cap, (b) Comparison of the band 
diagram with and without an AlGaN cap, (c) ܫ஽ௌ െ ܸீ ௌ characteristics showing 
the dependence on thickness of the oxide and channel layers, with and without 
the AlGaN cap layer, (d) Impact of trap charge density at the interface of the 
oxide and AlGaN cap. 
In contrast, inclusion of an AlGaN cap introduces a positive 
polarization charge at the heterointerface between the AlGaN 
cap and the GaN channel, ߪ௖௔௣, which can be controlled by 
changing the Al mole fraction in the cap layer ݔ௖௔௣. A 
comparison of the band diagrams with and without the AlGaN 
cap in Fig. 2 (b), illustrates that a presence of the polarisation 
charge ߪ௖௔௣ increases band bending in the GaN channel, leading 
to elimination of the hole quantum well at the GaN/AlGaN 
interface. This consequently leads to E-mode operation for 
thicker layers of the channel and oxide in comparison to that in 
the conventional structure. It can also be noted in Fig. 2 (b) that 
the introduction of ߪ௖௔௣ alters the direction of the electric field 
in the oxide. This is of crucial benefit that reverses the 
behaviour of ȁ ௧ܸ௛ȁ with respect to ݐ௢௫ as opposed to that in the 
conventional device [19]. 
The transfer characteristics of devices in Fig. 2 (c) reveal that 
without the presence of the AlGaN cap, the thicknesses of the 
oxide and GaN channel layers (ݐ௢௫ & ݐ௖௛) need to be reduced to  ? ?݊ ݉ to increase the ȁ ௧ܸ௛ȁ to ȁെ ?Ǥ ?ȁܸ. Such low values 
introduce considerable constraints on the manufacturability of 
the conventional structure. Owing to the trade-off between ȁ ௧ܸ௛ȁ 
and ȁܫைேȁ, the maximum drain current ȁܫைேȁ, for the structure 
with AlGaN cap, at a higher ȁ ௧ܸ௛ȁ of ȁെ ? ȁܸ remains smaller 
( ? ?݉ܣȀ݉݉) than that of the structure without an AlGaN cap 
at a smaller ȁ ௧ܸ௛ȁ of ȁെ ?Ǥ ? ȁܸ ( ? ?݉ܣȀ݉݉).  The trap charge 
at the interface of the oxide and AlGaN cap could vary due to 
processing or during device switching. Fig. 2 (d) compares the 
transfer characteristics with the change in the net trap density at 
the interface of the oxide/AlGaN cap ߪ௢௫, showing that a large 
variation in ߪ௢௫ (൐  ? ൈ ? ?ଵଵܿ݉ିଶ) can significantly affect the ௧ܸ௛ and on-off current ratio  of the device. 
As shown in Fig. 1, a combination of the 2DHG, AlGaN 
barrier, and 2DEG acts as a p-n diode, where the AlGaN barrier 
of  ? ?݊݉ acts as a depletion region between the 2DEG and 
2DHG. With negative voltage on the drain and gate, this diode 
remains reverse biased, and leakage current through the 2DEG 
in this condition has been experimentally shown to be  ? ? ?݊ܣȀ݉݉ through the AlGaN barrier [25]. This agrees with 
negligible values in the simulations. 
The behaviour of the threshold voltage with the Al mole 
fraction ݔ௖௔௣, in Fig. 3 (a), depicts a rise in ȁ ௧ܸ௛ȁ with ݔ௖௔௣. At 
higher ݔ௖௔௣, the band bending in the GaN channel becomes 
more pronounced due to an increase in polarisation ߪ௖௔௣, 
leading to a lowering of the valence band at the GaN 
channel/AlGaN barrier interface. A ȁ ௧ܸ௛ȁ of ȁെ ?Ǥ ? ȁܸ is 
achievable for an ݔ௖௔௣ of  ? ? ?. 
 
Fig. 3. (a) Threshold voltage ௧ܸ௛ vs. Al mole fraction in the AlGaN cap layer ݔ௖௔௣. (b) ݔ௖௔௣ vs. gate length ܮீ to maintain a fixed ௧ܸ௛ of െ ? .ܸ (c) and (d) 
(colour online) are contour plots of the hole density for the devices with gate 
lengths of  ?Ǥ ? ?ߤ݉ and  ?ߤ݉, respectively. 
In comparison to silicon, the ௧ܸ௛ of the current 
heterostructure is not just dependent upon the vertical 
thicknesses but also severely the gate length ܮீ. It is seen in 
Fig. 3 (b) that with reduction of ܮீ, a higher ݔ௖௔௣ is required to 
maintain the ȁ ௧ܸ௛ȁ at ȁെ ? ȁܸ. To understand this behaviour, the 
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contour plots of the device cross section under zero gate bias 
are presented in Figs. 3 (c) & 3 (d) for two different gate lengths 
( ?Ǥ ? ?ߤ݉ and  ?ߤ݉). The dependency between ௧ܸ௛ and ܮீ 
arises from the fact that a 2DHG forms at the bottom interface 
of the GaN channel which is farther from the gate rather than at 
the top interface. Hence, even though holes in the vicinity of the 
top interface in the GaN channel are depleted irrespective of the 
gate length, as shown in Figs. 3 (c) & 3 (d), there is a finite 
penetration of holes under the gate at the bottom interface of the 
channel. It is observed from Figs. 3 (c) & 3 (d) that at smaller ܮீ, the relative penetration of holes at the bottom interface of 
the GaN channel under the AlGaN cap is higher, leading to a 
degradation in ȁ ௧ܸ௛ȁ. Hence, ݔ௖௔௣ needs to be raised from  ? ?Ǥ ? ? to  ? ?Ǥ ? ? as the gate length is reduced from  ?ߤ݉ to  ?Ǥ ? ?ߤ݉ to maintain ௧ܸ௛ at a fixed value of െ ?Ǥ ?  ܸ(Fig. 3 (b)). 
As shown in Fig. 4, utilising a smaller channel length not 
only increases the on-current but also leads to an improvement 
in on-off current ratio ܫைேȀܫைிி  for devices with identical ௧ܸ௛. 
With smaller ܮீ, the length of the region depleted of 2DHG in 
the GaN channel also becomes smaller, leading to a reduction 
in the total sheet resistance between the drain and source. 
Therefore, ȁܫைேȁ of the device improves at smaller ܮீ, achieving 
a maximumof  ? ?݉ܣȀ݉݉ at ܮீ of  ?Ǥ ? ?ߤ݉. The 
improvement in ܫைேȀܫைிி  emerges from a higher ݔ௖௔௣ at smaller ܮீ to maintain the threshold voltage. The rise in ߪ௖௔௣ with 
higher ݔ௖௔௣ suppresses the relative penetration of holes under 
the gate thereby minimizing the leakage current. Hence, the 
ratio of ܫைேȀܫைிி  shows an improvement from  ? ? to  ? ? ? 
orders of magnitude as ܮீ shrinks from  ?ߤ݉ to  ?Ǥ ? ?ߤ݉. 
However, at the shorter gate length ( ?Ǥ ? ?ߤ݉), a higher ߪ௖௔௣, 
necessary to maintain the same ௧ܸ௛ no longer suffices to 
suppress the relative penetration of holes under the gate. This 
increases the off-current of the device, resulting in a 
degradation in the on-off current ratio by an order of magnitude. 
Hence a gate length of  ?Ǥ ? ?ߤ݉ can be considered optimal. 
 
Fig. 4. Behaviour of the on-current ȁܫைேȁ and ܫைேȀܫைிி with gate length ܮீ as ݔ௖௔௣ is changed to keep a fixed threshold voltage ௧ܸ௛ of െ ?Ǥ ? .ܸ 
The circuit diagram for calculating the rise time and 
switching speed of an inverter, using mixed mode simulations 
is shown in Fig. 5 (a). The rise time for a load capacitor ܥ௅ is 
calculated as ݐோ௜௦௘ ൌ ׬ ܸ݀ ڄ ܥ௅ ܫ஽ௌ ?଴Ǥଽൈ௏ವವ଴ . The total load 
capacitance for a fan-out of 5 at the output is estimated as: ܥ௅ ൎ  ? ቆ ? ൅ܹ ௡ܹ௣ቇ ܥீௌǡ௠௔௫ ൅ ቆ ? ൅ ௡ܹܹ௣ቇ ܥ஽ௌǡ௠௔௫ (1) 
where ܥீௌǡ௠௔௫  and ܥ஽ௌǡ௠௔௫ are the maximum values of the 
gate and drain capacitances for the p-channel GaN MOSHFET, 
and the factor ൫ ? ൅ ௡ܹ ௣ܹ ? ൯ accounts for n- and p-channel 
devices with ௡ܹ and ௣ܹ widths. With ௡ܹȀ ௣ܹ of  ?Ȁ ? ?, the rise 
time ݐோ௜௦௘of devices, with and without the AlGaN cap, are  
extracted from the transient simulations of output voltage ைܸ௎்  
with time in Fig. 5 (b) at a gate length of  ?Ǥ ? ?ߤ݉. A 3 times 
higher ݐோ௜௦௘  for the device without the AlGaN cap is the result 
of thinner oxide and channel layers, which leads to much higher ܥீௌǡ௠௔௫ ,  ?Ǥ ?݌ܨȀ݉݉, compared to  ?Ǥ ?݌ܨȀ݉݉ for the device 
with AlGaN cap. ܥ஽ௌǡ௠௔௫ for the two devices remains  ? ?Ǥ ?݌ܨȀ݉݉, higher than ܥீௌǡ௠௔௫ in the device with AlGaN 
cap, owing to the parasitic capacitance introduced by the 
underlying 2DEG, which is estimated to be  ? ?Ǥ ? ?݌ܨȀ݉݉, 
from the simulation of ܥ஽ௌ at different thickness of AlGaN 
barrier ݐ௕ (not shown). Assuming both p-channel and n-channel 
have similar rise and fall times at ܹ ௡Ȁ ௣ܹ of  ?Ȁ ? ?, the switching 
speed ௦݂௪ of the inverter described as: 
 ௦݂௪ ൌ ሺݐோ௜௦௘ ൅ ݐி௔௟௟ሻିଵ ൎ ሺ ? ڄ ݐோ௜௦௘ሻିଵ (2) 
yields a value of  ? ? ? ?ܯܪݖ for a ܥ௅ corresponding to a fanout 
of 5. 
 
Fig. 5. (a) Circuit diagram for calculating the rise time, (b) Output voltage or 
variation of the load voltage in devices without and with AlGaN cap vs. time as 
the input voltage is switched from  ?  ܸto  ?  ܸat ݐ ൌ  ?. 
Compared to a ݐோ௜௦௘  of  ? ? ?݊ݏ,  reported by R. Chu et al. [5] 
for their fabricated p-channel device, a significantly smaller ݐோ௜௦௘  is the result of much smaller on-resistance ሺܴ௢௡ሻ and load 
capacitor of  ? ? ?ȳ ڄ ݉݉ and  ?Ǥ ?݌ܨȀ݉݉ compared to their 
values of  ? ? ? ?ȳ ڄ ݉݉ and ܥ௅ estimated ൎ ோܶ௜௦௘  ?Ǥ ? ௢ܴ௡ ? ൌ ? ? ?݌ܨȀ݉݉, respectively from their work. Our smaller on-
resistance is the result of higher on-current facilitated by lower 
access resistances and depletion beneath the channel, facilitated 
by the AlGaN cap. If their value of ܥ௅ of  ? ? ?݌ܨȀ݉݉ were 
employed, the corresponding rise time is predicted to be  ? ?݊ݏ, 
an improvement of at least a factor of 10 in switching speed. 
IV. CONCLUSION 
A low voltage p-channel E-mode GaN MOSHFET for 
integration alongside a high power device on a common 
GaN/AlGaN/GaN platform is investigated. The E-mode 
operation is realised using a thin AlGaN cap layer between the 
GaN channel and gate dielectric that suppresses the penetration 
of holes beneath the channel. The technique not only improves 
the on-current but also suppresses the leakage current, leading 
to orders of magnitude improvement in on-off ratio at short gate 
lengths. The simulated inverter offers promise of CMOS 
integrated gate drivers for MHz switching of power conversion 
circuits in GaN.  
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